MariCel: The PRACE prototype system at BSC

Gabriele Carteni – Barcelona Supercomputing Center

NSC'09 - PRACE Code Porting Workshop: SNIC Interaction 13-14 October 2009 - Linköping University (Sweden)







Introduction

- Concurrency and Specialization paradigm
 - Multicore architectures
 - General-Purpose computation on GPU (many-core or hybrid architecture)
- The Cell Broadband Engine Architecture
 - Heterogeneous multicore architecture
 - On chip hardware accelerators
- MariCel, the PRACE prototype system at BSC
 - o Prototype anatomy
 - $\circ~$ Services provided to the HPC community



Concurrency and Specialization

• The free ride for faster clock frequencies stopped



- Increase concurrency and specialization: the new paradigm
 - Multiple processing units on the same chip @ reduced clock frequency
 - New memory hierarchical model: more cache levels @ different visibility
 - High bandwidth on-chip interconnection bus
- Different design and implementations
 - Homogeneous and heterogeneous multicore architectures
 - General Purpose computation on GPU (GPGPU/Hybrids)



The IBM Cell/B.E. Architecture

- Defined as a heterogeneous multicore architecture
- Use a dual-threaded power processor (PPE) running OS and tasks dispatching to specialized co-processors (SPE)
- Each co-processor implements SIMD capabilities with a private/local memory accessible at application level
- RDMA capabilities for accessing central memory from SPEs
- Low power consumption: < **1KW**
- PPC64 Compatible Architecture





The PowerXCell[™] 8i Processor

Power Processor Element (PPE)

- 32 KB instruction cache, 2-way set associative
- 32 KB data cache, 4-way set associative, writethrough
- 512 KB 8-way set-associative store-in L2 cache
- o 64 GBps load-and-store bandwidth

Synergistic Processing Element (SPE)

- SIMD capability
- SP FP throughput of 25.6 GFLOPS
- DP FP throughput of 12.8 GFLOPS
- 256 KB local store memory
- 128-byte direct memory access (DMA) read and write

Bus Subsystem (EIB)

- \circ fast on-chip bus connecting all the elements at ${\sim}25.6 \text{GB/s}$
- I/O bandwidth: 35GB/s (in) 40GB/s (out)





The IBM BladeCenter™ QS22

- Building block for MariCel prototype
- 2 PowerXCell 8i @3.2GHz
- SP/DP peak perf: 460/217 Gflops
- 32GB DDR2 800MHz
- Dual GbE interface
- 4x DDR InfiniBand Host Card Adapter
- SAS expansion card





The IBM BladeCenter[™] QS22



BSC Supercomputing Center Centro Nacional de Supercomputación

Barcelona

Prace Cell Prototype at BSC: MariCel

- "mar i cel" means "sea and sky" in Catalan
- Intended for:
 - Testing high performance computing on Cell
 - CPU-intensive application to exploit on-chip parallelism
 - Benchmarking for future petascale systems
 - Taking part as a Tier-0 computing node in the PRACE Research Infrastructure
 - Extending system management techniques to heterogeneous architecture





Prace Cell Prototype at BSC: MariCel

- 6 Blade Center H Chassis
- (12 QS22 + 2 JS22) x 6 BC-H → **72 QS22 + 12 JS22**
- Total of 84 nodes / 1344 cores
- 960 GB of total memory
- InfiniBand 4x DDR for MPI applications @16Gbps
- Peak/Linpack performance: 15.6/10.1 Teraflops
- 1 TB of GPFS Global Filesystem
- SAS attached disk for fast scratch storage
- Average energy consumption: ~20kW
- Energy Efficiency: **500 MFlops / W** (LANL Roadrunner @437)





MariCel: InfiniBand network



MariCel: BC-H networks







MariCel: SAS attached storage

entro Nacional de Supercomputación





12

MariCel: SAS attached storage

DS3200 Storage Array





MariCel: Production Layout



Prace Cell Prototype at BSC: Services

• System Software

- o RedHat Enterprise Linux 5.3 OS
- o IBM Virtual I/O System on AIX 5.3 for virtualized services
- o OpenMPI 1.3.2 / OFED 1.4.1
- o MAUI/SLURM Scheduling System and Resources Allocation Manager
- o Diskless Image Management
- o Ganglia Monitoring
- Distributed infrastructure Services (PRACE)
- UNICORE 6
- Globus services (GridFTP+GlobusRFT, GSI-SSH)
- PRACE Accounting Management
- INCA services monitoring tool
- o MODULE for PRACE User Production Common Environment (testing)





Prace Cell Prototype at BSC: MariCel

- MariCel is one of the 6 selected T0 PRACE prototype
- Synthetic benchmark evaluation (PRACE-WP5)
 - Floating Point rate of execution of double precision problems
 - o MPI performance
 - o Sustainable memory
 - Memory latency and bandwidth
 - Network Communication Capacity (Infiniband)
 - o I/O read/write access rate on shared file system and fast local storage
 - Benchmark on real applications (PRACE-WP5)
 - Ready for a permanent pan-European HPC service and infrastructure for PRACE users (PRACE WP4)





Programming On Cell: BSC and IBM make it easy

• BSC Cell Superscalar framework (CellSs)

- o http://www.bsc.es/cellsuperscalar
- Source to source compiler and a runtime library
- Source code annotation to define directives
- o Automatic exploitation of functional parallelism to use SPEs at execution time
- Simple and flexible programming model
- o Locality-aware task scheduling support

IBM SDK for multicore acceleration v.3.1

- o http://www.bsc.es/projects/deepcomputing/linuxoncell
- Optimized compilers (XL Compilers for C, C++, Fortran)
- Rich set of scientific libraries
- Support to GNU compilers (ppu-gcc, spu-gcc)
- Performance and Debugging Tools
- o Cell Simulator
- Integration to the Eclipse Development Environment



Q&A



Special notices and Copyrights: This presentation contains images and contents protected by © Copyright IBM Corporation

